

09/392034

1                   ABSTRACT OF THE INVENTION

2                   The present invention relates to a method for forming an isolation trench structure  
3 in a semiconductor substrate without causing deleterious topographical depressions in the  
4 upper surface thereof which cause current and charge leakage to an adjacent active area. The  
5 inventive method forms a pad oxide upon a semiconductor substrate, and then forms a nitride  
6 layer on the pad oxide. The nitride layer is patterned with a mask and etched to expose a  
7 portion of the pad oxide layer and to protect an active area in the semiconductor substrate  
8 that remains covered with the nitride layer. A second dielectric layer is formed substantially  
9 conformably over the pad oxide layer and the remaining portions of the first dielectric layer.  
10 A spacer etch is then carried out to form a spacer from the second dielectric layer. The  
11 spacer is in contact with the remaining portion of the first dielectric layer. An isolation  
12 trench etch follows the spacer etch. An optional thermal oxidation of the surfaces in the  
13 isolation trench may be performed, which may optionally be followed by doping of the  
14 bottom of the isolation trench to further isolate neighboring active regions on either side of  
15 the isolation trench. A conformal layer is formed substantially conformably over the spacer,  
16 over the remaining portions of the first dielectric layer, and substantially filling the isolation  
17 trench. Planarization of the conformal layer follows, either by CMP or by etchback or by a  
18 combination thereof. An isolation trench filled with a structure results. The resulting  
19 structure has a flange and shaft, the cross section of which has a nail shape in cross section.